

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/591,270	. 06/09/2000	Kenneth Shepard	AP32158-070050.1280	2448
21003	7590 08/04/2003			
BAKER & BOTTS			EXAMINER	
30 ROCKEFELLER PLAZA NEW YORK, NY 10112			SHARON, AYAL I	
			ART UNIT	PAPER NUMBER
			2123	
			DATE MAILED: 08/04/2002	

Please find below and/or attached an Office communication concerning this application or proceeding.

>

•		Application No.	Applicant(s)				
Office Action Summary		09/591,270	SHEPARD, KENNETH				
		Examiner	Art Unit				
		Ayal I Sharon	2123				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
THE   - Exte after - If the - If NC - Failu - Any I	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period or tre to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tin y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from b, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
1)⊠	Responsive to communication(s) filed on 09.	lune 2000 .					
2a) <u></u> □	This action is <b>FINAL</b> . 2b)⊠ Th	is action is non-final.					
3)□	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
·	ion of Claims						
•	Claim(s) 1-22 is/are pending in the application						
	4a) Of the above claim(s) is/are withdraw	wn from consideration.					
· · · · ·	Claim(s) is/are allowed.						
	Claim(s) <u>1-8 and 12-22</u> is/are rejected.						
	Claim(s) <u>9-11</u> is/are objected to.						
•	Claim(s) are subject to restriction and/o	r election requirement.					
·· _	•	-					
•	The specification is objected to by the Examine The drawing(s) filed on <u>09 June 2000</u> is/are: a)		ha Evaminar				
ЮД							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
•	inder 35 U.S.C. §§ 119 and 120						
_		n priority under 35 LLS C. 8 119(a	)-(d) or (f)				
	13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:						
۵۸۱	1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority documents have been received in Application No						
• ~	3. Copies of the certified copies of the prior application from the International Bu	rity documents have been receive reau (PCT Rule 17.2(a)).	ed in this National Stage				
	See the attached detailed Office action for a list						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
	)	• •					
Attachmen	t(s)						
2) 🔲 Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) <u>3</u>	5) Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)				
Patent and Te	ademark Office						

Art Unit: 2123

#### **DETAILED ACTION**

#### Introduction

1. Claims 1-22 of U.S. Application 09/591,270 filed on 06/09/2000 are presented for examination.

# Information Disclosure Statement

2. A search of references located 2 papers co-authored by applicant that appear relevant to the claimed subject matter. However, these papers did not appear in the IDS that the Applicant submitted. It is unclear why these references were not included in the IDS. Applicant is reminded of the duty of disclosure under 37 CFR 1.56.

#### **Drawings**

3. This application has been filed with informal drawings which are acceptable for examination purposes only. Formal drawings will be required when the application is allowed. Figures 1-13 have handwritten labels, and Figure 7 is handwritten in its entirety.

Art Unit: 2123

## Allowable Subject Matter

4. Claims 9-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and all intervening claims. The allowable limitation is that of Claim 9:

9. The method of claim 6, further comprising the step of performing active net tagging, after said checking step, on each of said one or more nets to determine whether any of said one or more nets will switch with regular frequency.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. The prior art used for these rejections is as follows:
- Chuang et al., U.S. Patent Application Publication No. US 2003 / 0078763 A1.
   Filed: April 19, 1999. (Henceforth referred to as "Chuang").
- The claim rejections are hereby summarized for Applicant's convenience. The detailed rejections follow.
- 9. Claims 1-4 and 16-17 are rejected under 35 U.S.C. 102(e) as being anticipated by Chuang.

Art Unit: 2123

## 10. In regards to Claim 1, Chuang teaches the following limitations:

 A method for statically estimating a body voltage of one or more transistors which form digital partially depleted silicon-on-insulator circuit having a predetermined circuit topology comprising said one or more transistors and one or more nets connecting said transistors, comprising the steps of:

 a. obtaining one or more device models, each corresponding to one of said one or more transistors;

(Chuang, especially: Fig.1 and associated text)

 abstracting each of said device models to generate one or more simplified electrical descriptions, each corresponding to one of said one or more transistors;
 (Chuang, especially: Fig.3 and associated text)

c. checking said predetermined circuit topology to generate one or more sets of accessible states, each set corresponding to one of said one or more transistors and being indicative of whether under any allowable switching activity, the source, gate or drain could be high or low.

(Chuang, especially: Fig.2 and associated text)

 d. determining one or more sets of reference state body voltage minima and reference state body voltage maxima, one for each of said one or more transistors, based on corresponding simplified electrical descriptions and corresponding sets of accessible states; and

(Chuang, especially: Fig.6 and associated text)

e. ascertaining one or more target state body voltage minima and target state body voltage maxima, one for each of said one or more transistors, based on said determined sets of reference state body voltage minima and reference state body voltage maxima.

(Chuang, especially: Fig.6 and associated text)

# 11. In regards to Claim 2, Chuang teaches the following limitations:

2. The method of claim 1, wherein said device models are selected from the group consisting of an n channel Field Effect Transistor model and a p channel Field Effect Transistor model. (Chuang, especially: Fig.5 and associated text)

#### 12. In regards to Claim 3, Chuang teaches the following limitations:

3. The method of claim 2, wherein said abstracting step comprises abstracting each of said n channel Field Effect Transistor models, if any, and each of said p channel Field Effect Transistor models, if any, to obtain one or more displacement voltages d<sub>i</sub>, and one or more steady-state reference voltages V<sub>i</sub><sup>Zero</sup>, for each of said device models.
(Chuang, especially: p.3, para. 58-67.)

#### 13. In regards to Claim 4, Chuang teaches the following limitations:

4. The method of claim 3, wherein said corresponding simplified electrical descriptions

Art Unit: 2123

comprise said displacement voltages d<sub>i</sub>, and said determining step comprises determining said sets of reference state body voltage minima, and reference state body voltage maxima based on corresponding displacement voltages d<sub>i</sub>, and corresponding set of accessible states. (Chuang, especially: p.3, para. 58-67.)

## 14. In regards to Claim 16, Chuang teaches the following limitations:

- 16. A method for analyzing an electrical property of a digital partially depleted silicon-on insulator circuit having a predetermined circuit topology comprising one or more transistors and one or more nets, comprising the steps of:
- a. ascertaining a target state body voltage minimum and a target state body voltage minimum for each of said transistors in said circuit;

(Chuang, especially: Fig.6, and associated text)

b. establishing an initial condition for said circuit by selecting either said target state body voltage minimum or said target state body voltage minimum for each of said transistors in said circuit;

(Chuang, especially: Fig.6, and associated text)

c. applying a voltage to said circuit; and (Chuang, especially: Fig.6, Item 57 and associated text)

d. measuring said electrical property of said circuit. (Chuang, especially: Fig.6, Item 57 and associated text)

## 15. In regards to Claim 17, Chuang teaches the following limitations:

17. The method of claim 16, wherein said electrical property comprises a switching delay and said measuring step comprises measuring a delay between a switching input and a switching output as a constituent simulation for static timing analysis.

(Chuang, especially: pp.3-4, para. 68-71)

## Claim Rejections - 35 USC § 103

16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 17. The prior art used for these rejections is as follows:

Page 6

Application/Control Number: 09/591,270

Art Unit: 2123

- 18. Chuang et al., U.S. Patent Application Publication No. US 2003 / 0078763 A1. Filed: April 19, 1999. (Henceforth referred to as "Chuang").
- 19. Shepard, K.L. et al. "Body-Voltage Estimation in Digital PD-SOI Circuits and Its Application to Static Timing Analysis". 1999 IEEE/ACM Int'l Conf. on CAD. Nov. 7-11, 1999. pp.531-538. (Henceforth referred to as "Shepard").
- 20. Shepard, K.L. et al. "Harmony: Static Noise Analysis of Deep Submicron Digital Integrated Circuits". 1999 IEEE Transactions on CAD of Integrated Circuits and Systems. August, 1999. pp.1132-1150. (Henceforth referred to as "Shepard 2").
- 21. Claims 5-15 and 19-22 are rejected under 35 U.S.C. 103(a) as being obvious over Chuang in view of Shepard.
- 22. In regards to Claim 5, Chuang teaches initializing body potential to either the highest or lowest values in a range (see Fig.6, and associated text).

However, Chuang does not expressly teach the use of "uncertainty estimation" as claimed in the following limitation:

5. The method of claim 4, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima and one or more target state body voltage maxima, based on said determined reference state body voltage minima and maxima using full uncertainty estimation.

Shepard, on the other hand, does expressly teach the use of "full uncertainty estimation." (see p.535, section 32.2, last paragraph).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because "Uncertainty is built into the timing analysis to account for variations in

Art Unit: 2123

the effective gate input capacitance depending on the switched state of the gate (loading uncertainty)." (Shepard: p.535, Section 4, 1<sup>st</sup> para.).

#### 23. In regards to Claim 6,

6. The method of claim 2, wherein said abstracting step comprises abstracting each of said n channel Field Effect Transistor models, if any, and each of said p channel Field Effect Transistor models, if any, to obtain one or more displacement voltages  $d_i$ , steady-state reference voltages  $V_i^{\text{Forward}}$  for each of said device models.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach displacement voltages, steadystate reference voltages, or forward bias voltages as in the limitations, as recited in the claim limitations.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements  $d_i$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard teaches displacement voltages (see Shepard, p.532, section 3.1, 1<sup>st</sup> para.), steady-state reference voltages (see Shepard, p.532, section 3.1, Eq.3; and p.533, col.1, para. 2), and forward bias voltages (see Shepard, p.533, col.1, para. 2-3), as recited in the claim limitations.

Art Unit: 2123

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

#### 24. In regards to Claim 7,

7. The method of claim 6, wherein said corresponding simplified electrical descriptions comprise said displacement voltages d<sub>i</sub>, and said determining step comprises determining said sets of reference state body voltage minima, and reference state body voltage maxima based on corresponding displacement voltages d<sub>i</sub>, and corresponding set of accessible states.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach displacement voltages, reference state body voltages, or accessible states, as recited in the claim limitations.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements  $d_{i}$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

Art Unit: 2123

More specifically, Shepard teaches displacement voltages (see Shepard, p.532, section 3.1, 1<sup>st</sup> para.), reference state body voltages (see Shepard, p.532, section 3.1, Eq.3; p.533, col.1, para. 2; and 4 types of estimation detailed in p.533: "Full-uncertainty body-voltage estimation", "Initial-condition body-voltage estimation", "Accessibility steady-state body-voltage estimation", "Detailed steady-state body-voltage estimation"), and accessible states (see Shepard, p.533, col.1, para. 2-3).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

## 25. In regards to Claim 8,

8. The method of claim 7, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima and one or more target state body voltage maxima, based on said determined reference state body voltage minima and maxima using accessibility analysis.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

Art Unit: 2123

However, Chuang does not expressly teach displacement voltages, reference state body voltages, or accessible states, as recited in the limitations.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements  $d_{i}$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard, teaches displacement voltages (see Shepard, p.532, section 3.1, 1<sup>st</sup> para.), reference state body voltages (see Shepard, p.532, section 3.1, Eq.3; p.533, col.1, para. 2; and p.533, col.2, "Accessibility steady-state body-voltage estimation"), and accessible states (see Shepard, p.533, col.1, para. 2-3; and p.533, col.2, "Accessibility steady-state body-voltage estimation").

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

Art Unit: 2123

26. In regards to Claim 12,

12. The method of claim 6, wherein said abstracting step further comprises abstracting each of said n channel Field Effect Transistor models, if any, and each of said p channel Field Effect Transistor models, if any, to obtain one or more corresponding time constant characterizations, one for each of said device models.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach time constant characterizations for the model devices.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements *d<sub>i</sub>*." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard teaches modeling time constant characterizations (see Shepard, p.532, section 3.1, 1<sup>st</sup> para.; and p.532, col.1, 1<sup>st</sup> para.) by "simple polynomial curve fits to circuit simulation results, since the relationships are too complex to motivate physically-based formulae".

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to

Art Unit: 2123

determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

## 27. In regards to Claim 13,

13. The method of claim 12, further comprising the step of calculating signal probabilities and timing windows from said time constant characterizations, after said checking step, on each of said one or more nets, wherein said signal probabilities are determined by boolean analysis, and said timing windows are determined by timing analysis.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach time windows determined by timing analysis and signal probabilities determined by Boolean analysis.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements  $d_{i}$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard teaches modeling time constant characterizations (see Shepard, p.532, section 3.1, 1<sup>st</sup> para.; and p.532, col.1, 1<sup>st</sup> para.) by "simple polynomial curve fits to circuit simulation results, since the relationships are too complex to motivate physically-based formulae". Shepard also teaches "We characterize the logical environment of each FET by a set of signal probabilities

Art Unit: 2123

which determine the possible states of the source, gate, and drain of the transistor at the end of a cycle." (see Shepard: p.533, col.2, section 3.2, 2<sup>nd</sup> para.)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

## 28. In regards to Claim 14,

14. The method of claim 13, wherein said corresponding simplified electrical descriptions comprise said displacement voltages d<sub>i</sub>, and said determining step comprises determining said sets of reference state body voltage minima, and reference state body voltage maxima based on corresponding displacement voltages d<sub>i</sub>, corresponding sets of accessible states, and from said calculated signal probabilities and timing windows.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach displacement voltages, reference state body voltages, or accessible states, time windows determined by timing analysis, or signal probabilities determined by Boolean analysis.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive

Art Unit: 2123

coupling kicks and are characterized by the voltage differences, or displacements  $d_i$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard teaches displacement voltages (see Shepard, p.532, section 3.1, 1<sup>st</sup> para.), reference state body voltages (see Shepard, p.532, section 3.1, Eq.3; p.533, col.1, para. 2; and 4 types of estimation detailed in p.533: "Full-uncertainty body-voltage estimation", "Initial-condition body-voltage estimation", "Accessibility steady-state body-voltage estimation", "Detailed steady-state body-voltage estimation"), and accessible states (see Shepard, p.533, col.1, para. 2-3).

Shepard also teaches modeling time constant characterizations (see Shepard, p.532, section 3.1, 1<sup>st</sup> para.; and p.532, col.1, 1<sup>st</sup> para.) by "simple polynomial curve fits to circuit simulation results, since the relationships are too complex to motivate physically-based formulae". Shepard also teaches "We characterize the logical environment of each FET by a set of signal probabilities which determine the possible states of the source, gate, and drain of the transistor at the end of a cycle." (see Shepard: p.533, col.2, section 3.2, 2<sup>nd</sup> para.)

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on

Art Unit: 2123

knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

#### 29. In regards to Claim 15,

15. The method of claim 14, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima and one or more target state body voltage maxima, based on said determined reference state body voltage minima and maxima using probabilistic analysis.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach ascertaining body voltage maxima and/or minima by probabilistic analysis.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements  $d_i$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard also teaches "We characterize the logical environment of each FET by a set of signal probabilities which determine the possible states of the source, gate, and drain of the transistor at the end of a cycle." (see Shepard: p.533, col.2, section 3.2, 2<sup>nd</sup> para.). Shepard also teaches: "... From these probabilities, one can calculate a set of thirty-six transition probabilities for both the minimum or maximum cases ...". (see Shepard: p.534, col.1, 1st para.).

Art Unit: 2123

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

## 30. In regards to Claim 19,

19. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima and one or more target state body voltage maxima, using full uncertainty estimation.

Chuang teaches initializing body potential to either the highest or lowest values in a range (see Fig.6, and associated text).

However, Chuang does not expressly teach the use of "uncertainty estimation" as claimed in the following limitation:

Shepard, on the other hand, does expressly teach the use of "full uncertainty estimation." (see p.535, section 32.2, last paragraph).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because "Uncertainty is built into the timing analysis to account for variations in the effective gate input capacitance depending on the switched state of the gate (loading uncertainty)." (Shepard: p.535, Section 4, 1<sup>st</sup> para.).

31. In regards to Claim 20,

Art Unit: 2123

20. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima and one or more target state body voltage maxima, using accessibility analysis.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach reference state body voltages, or accessible states, as recited in the limitations.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements  $d_{i}$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard, teaches reference state body voltages (see Shepard, p.532, section 3.1, Eq.3; p.533, col.1, para. 2; and p.533, col.2, "Accessibility steady-state body-voltage estimation"), and accessible states (see Shepard, p.533, col.1, para. 2-3; and p.533, col.2, "Accessibility steady-state body-voltage estimation").

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to

Art Unit: 2123

determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

#### 32. In regards to Claim 21,

21. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima and one or more target state body voltage maxima, using modified accessibility analysis.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach reference state body voltages, or modified accessibility analysis, as recited in the limitations.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive coupling kicks and are characterized by the voltage differences, or displacements  $d_i$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard, teaches reference state body voltages (see Shepard, p.532, section 3.1, Eq.3; p.533, col.1, para. 2; and p.533, col.2, "Accessibility steady-state body-voltage estimation"). Shepard also teaches modified accessibility analysis: "The uncertainty of accessability estimation can be reduced if one is further willing to restrict the allowable waveforms to those

Art Unit: 2123

meeting known timing requirements and known signal probabilities" (see Shepard, p.533, col.2, "Accessibility steady-state body-voltage estimation").

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

#### 33. In regards to Claim 22,

22. The method of claim 16, wherein said ascertaining step comprises ascertaining one or more target state body voltage minima, and one or more target state body voltage maxima, using probabilistic analysis.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

However, Chuang does not expressly teach reference state body voltages, or probabilistic analysis, as recited in the limitations.

Shepard teaches that "In characterizing the body voltage, we choose a reference state of state 2 for the nFET and state 1 for the pFET. The discontinuities between the [time] slices occur as a result of the capacitive

Art Unit: 2123

coupling kicks and are characterized by the voltage differences, or displacements  $d_i$ ." (see Shepard: p.532, col.2, section 3.1, 1<sup>st</sup> para.).

More specifically, Shepard, teaches reference state body voltages (see Shepard, p.532, section 3.1, Eq.3; p.533, col.1, para. 2; and p.533, col.2, "Accessibility steady-state body-voltage estimation"), and probabilistic analysis (see Shepard, p.533, col.2, section 3.2, para. 1-2).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard because while both Chuang and Shepard teach that the body voltage modulations are due to coupling effects, Shepard's model "allows one to determine the body voltage and its associated uncertainty, depending on knowledge of the switching activity of the FETs in question." (Shepard, p.538, col.1, para.2).

# 34. Claim 18 is rejected under 35 U.S.C. 103(a) as being obvious over Chuang in view of Shepard\_2.

35. In regards to Claim 18,

18. The method of claim 16, wherein said electrical property comprises noise and said measuring step comprises measuring noise on one or more nets in said circuit as a constituent simulation for static noise analysis.

Chuang teaches that "The body voltage is modulating during the switching event due to the gate-to-body and diffusion-to-body coupling; and thus only a transient analysis can properly model these coupling effects" (see Chuang: Abstract).

Art Unit: 2123

However, Chuang does not expressly teach measuring noise on one or more nets in a circuit as a constituent simulation for static noise analysis.

Shepard\_2 teaches that "To check an entire digital integrated circuit with tens of millions of transistors for noise stability by means of dynamic simulation is not practical. Instead, static analysis techniques which couple simulations on groups of CCC's with a path trace are used." (see Shepard\_2: p.1138, col.1, section IV, 1<sup>st</sup> para.).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the teachings of Chuang with those of Shepard\_2 because the technique in Shepard\_2 "enables practical checking of noise stability on a chip-wide basis, assuming the worst allowable noise that might be acting in each circuit from all possible noise sources." (see Shepard\_2: p.1138, col.1, section IV, 1<sup>st</sup> para.).

#### **Conclusion**

- 36. The following prior art, made of record and not relied upon, is considered pertinent to applicant's disclosure.
- 37. Shepard, K.L. "Design Methodologies for Noise in Digital Integrated Circuits".

  1998 ACM/IEEE Design Automation Conference. 1998. pp.94-99.
- 38. Chuang, C.T. "Design Considerations of SOI Digital CMOS VLSI". <u>Proc. 1998</u>
  Int'l SOI Conf. Oct. 5-8, 1998. pp.5-8.

Page 22

Application/Control Number: 09/591,270

Art Unit: 2123

- 39. Puri, R. and Chuang, C.T. "SOI Digital Circuits: Design Issues". 13<sup>th</sup> Int'l Conf. on VLSI Design. Jan. 3-7, 2000. pp.474-479.
- 40. Sinitsky, D. et al. "Simulation of SOI Devices and Circuits using BSIM3SOI".

  <u>IEEE Electron Device Letters.</u> Sept. 1998. pp.323-325.
- 41. Tu, R. "Simulation of Floating Body Effect in SOI Circuits Using BSIM3SOI". 1997 Int'l Symposium on VLSI Technology, Systems, and Applications, 1997. June 3-5, 1997. pp.339-342.
- 42. U.S. Patent 6,023,577. Discusses the modeling of body voltage using a circuit.
- 43.U.S. Patent 6,141,632. Discusses a method for simulation of an SOI device.
- 44.U.S. Patent 6,281,737. Discusses method for reducing parasitic current in an SOI device.
- 45. U.S. Patent 6,429,684. Discusses SOI with dynamic threshold voltage.
- 46.U.S. Patent 6,442,735. Discusses SOI design method.
- 47. U.S. Patent 6,490,546. Discusses SOI simulation models.
- 48. U.S. Patent 6,567,773. Discusses static noise analysis for SOI circuits.

Art Unit: 2123

Correspondence Information

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Ayal I. Sharon whose telephone number is

(703) 306-0297. The examiner can normally be reached on Monday through Thursday,

and the first Friday of a biweek, 8:30 am – 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Kevin Teska can be reached on (703) 305-9704. Any response to this office

action should be mailed to:

**Director of Patents and Trademarks** 

Washington, DC 20231

Hand-delivered responses should be brought to the following office:

4<sup>th</sup> floor receptionist's office

Crystal Park 2

2121 Crystal Drive

Arlington, VA

The fax phone numbers for the organization where this application or proceeding is

assigned are:

Official communications: (703) 746-7239

Non-Official / Draft communications (703) 746-7240

After Final communications (703) 746-7238

Page 23

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist, whose telephone number is: (703) 305-3900.

Ayal I. Sharon

Art Unit 2123

July 29, 2003

SAMUEL BRODA, ESQ. PRIMARY EXAMINED